



PMOS transistors MP12, MP13, and MP14 have their gates tied to Vcc and their sources connected to the Y output. When the output Y is higher than the Vcc these transistors are reverse biased and their gates are at the same potentials of the PMOS transistors in the output circuit.

Large Source - Drain Structure on Device Capacitor across D7

| REVISIONS | | DATE | APPROVED |
|-----------|-----|------|----------|
| ZONE | REV | | |

| | | | |
|----------|---------|----|-----|
| CAGE NO. | DWG NO. | SH | REV |
|----------|---------|----|-----|

| | |
|---------|----------------------|
| UPDATED | Dec 22 08:08:19 2009 |
| DRAWN | |
| CHECKED | |
| CHECKED | |
| ISSUED | |

| | | | |
|------|----------|---------|-----|
| SIZE | CAGE NO. | DWG NO. | REV |
| B | | | |

| | | |
|---------------------|-------|----|
| LVC1G126 extraction | SHEET | OF |
| | | |